ABSTRACT
Introduction
Device sizing is the latest trend in VLSI. Scaling down the channel length in CMOS technology facilitates the submicrometer devices on single IC. Battery operated devices in medical electronics like Ambulatory Brain Computer Interface (ABCI) systems, insulin pumps, hearing aids essentially require low power designs using submicron devices.
Such rapid increase use of battery-operated portable equipment is realized with VLSI (very large scale integrated) technologies. As the technology of biomedical instrumentation amplifier is moving towards portability, lower power consumption is highly desirable for devices which monitors patient whole day.
Small amplitude and low frequency range are special features of biological signals like ECG. In order to process these signals low pass filters are used with sufficient large time constant, typically for a capacitor value of less than 5pF which in turn require very high resistance. For example, in ECG signal detection, low-pass filter required must have cut-off frequency less than 300 Hz for which use of low-power continuous-time OTA-based filters are preferred [1] . However, major limitation of conventional OTAs is its limited linear range. As device sizes are scaling down, traditional saturation-based OTAs are facing design challenges to overcome poor linearity and limited output impedance. Various techniques for extending linear range have been proposed among which one is based on source-degeneration and multitanh principle [2] . An alternative method forces to employ diodes as source degeneration elements to extend the linear range [3] , but using stacked diodes in series as degeneration elements increases the need of supply voltage. In [4] , the OTA uses 21-transistor operating in subthreshold mode gives a linear range of about 700 mV. Since the OTA is a current source device, the output impedance of the device must be high. This work uses the OTA circuit proposed in [5] as reference. The current mirror part of this OTA has been replaced with High-swing improved-Wilson current mirror circuit. The simulation of modified OTA proved considerable improvements in linearity (upto 1.9 volt) as well as sufficient increase in output impedance.
The proposed work has been organized into four sections. Section 2 covers detailed description on working of proposed OTA; based on principle of bulk-driven MOS transistors. Section 3 is detailed on implementation of modified OTA in design electronically tunable linear resistor using MOS. The simulation results and conclusion has been discussed in section 4 and 5 respectively.
Proposed OTA

The referred OTA
The OTA is a transconductance type device, which means that the input voltage controls an output current by means of the device transconductance, labeled m g . This makes the OTA a voltage controlled current source (VCCS). In the past few years, engineers have improved the linearity of MOS transconductor circuits. Such improvement has been primarily in the area of above-threshold, high-power, high-frequency, continuous time filters. The architecture of OTA is shown in Fig. 1 
for well-input MOS 
where
where out I is the output current, B I is the bias current of P transistor , L V is the linear range of OTA expressed as
where g is the overall reduced transconductance of OTA.
Analyzing the left half-circuit of Fig. 1 , the overall transconductance g is reduced by a feedback factor ( )
where 1 p k and 1 n k are the loop gain of source degeneration and gate degeneration transistor respectively. From tanh series expansion 3 tanh 2 2 24
is made sufficiently high then cubic order term in the tanh series expansion can be easily neglected thereby reducing distortions of non-linearity.
High-swing improved-Wilson current Mirror
A current mirror is characterized by the current level it produces, the small-signal ac output resistance and voltage drop across it. The simple current mirror uses the principle that if gate-tosource potentials of two identical MOS transistors are equal then their channel currents are equal.
In late 1967, George Wilson proposed a modified current mirror just by adding one extra transistor which increases output impedance to appreciable amount and named the circuit as Wilson current mirror. The Wilson current mirror implemented using three nMOS transistors is shown in Fig. 2  (a) . The architecture consists of simple current mirror and a current to voltage converter connected in the feedback loop. If there is any increase in output current due to output voltage variation, the simple current mirror transistors senses this variation and feed back the current to input node thereby reducing gate voltage of output transistor followed by reduction in original current increase. But these current mirror suffered systematic gain error along with unequal voltages across input and output transistors. To compensate systematic gain error, Barrie Gilbert; added a fourth transistor in diode connected form in the input branch and later this circuit became famous by name improved Wilson current mirror [6] as shown in Fig. 2 (b) .
Figure2. (a) Wilson current mirror, (b) Modified Wilson current mirror
These circuits require an input voltage of two diode drops and output compliance voltage incorporates a diode drop plus saturation voltage. Such diode drop made Wilson mirror unattractive for low-power design units. To overcome this, a new Wilson topology was introduced [7] , which sense the output current at low input voltage of a diode drop plus a saturation voltage whereas output senses only two saturation voltage. As seen from architecture, the diode connected transistor on input side biased by current source b I , causes the input voltage to decrease much lower than gate voltage needed as in case of simple mirrors to sink input current. This makes it a low voltage high-swing improved-Wilson current mirror as shown in Fig. 3 . The mirror achieves high output resistance by using negative feedback and is directly proportional to the magnitude of the loop-gain of the feedback action from the output current to the gate of output transistor 3 n M 
where, 
Modified OTA
The proposed architecture of OTA using high-swing improved-Wilson current mirror is shown in Fig. 4 . The architecture works on low supply thereby introducing appreciable reduction in power consumption. A bias current generator circuit is attached to OTA which generates current in the range of nanoamperes. The equation for drain current of MOS transistor is given by
From (10 
The output current bias I , that is, , 13
Self-tunable linear resistor using MOS
Electronically tunable linear resistors are highly versatile circuit elements. MOS transistors are generally used for resistor modeling as when it is operated under triode mode behaves as a resistor controlled by its gate terminal voltage. MOS being a four terminal device offers two control parameters that is gate and bulk terminal to control resistor value. Through electronic tuning of gate terminal voltage of MOS transistor, correspondingly electronic control on resistance can be achieved. In the past, MOS resistors with approximately linear I-V characteristics were obtained by operating the transistor in the ohmic (triode) region of strong inversion to exploit the resistive nature of the channel. Generally, these approaches were limited by the small ohmic region and its intrinsic non-linearities. Various techniques have been proposed to minimize nonlinear effects associated with operating the MOS transistor in the ohmic strong inversion regime with good results [8] - [9] . In regard to this, a MOS resistor is used that does not require triode operation [10] .
MOS transistor R
M shown in Fig. 5 , act as a self-tunable resistor when get tuned by capacitance C connected at its gate terminal. with a mirrored version of output current using M6. Any difference between these two currents causes the capacitor C to charge or discharge tuning the gate bias voltage G V which equilibrates at a point where the two are nearly equal via negative feedback action.
To overcome loading effect on terminals of MOS transistor R M , source follower is employed shown within dotted lines marked as SF in Fig. 5 . The source follower has the capability to source and sink large output currents. Its primary use is to buffer signals and provide low output impedance to drive resistive loads while, at the same time handle large output voltage swing and obtain low harmonic distortion. Traditional source have load drive capability limited to the quiescent current in the buffer. In addition traditional source followers require too much power for many applications. To reduce power dissipation (and area) required to reach a given output resistance, composite source follower is used. The composite source follower comprises a current source, PMOS (Msf3) configured to provide a (relatively) constant current to the rest of the circuit, a source follower NMOS (Msf0, Msf2) configured to receive an input signal, a folded cascade device PMOS (Msf4) connected to sense the drain current of the source follower, and a current mirror device NMOS (Msf1) connected to multiply the sensed drain current for application to an output load connected at the source follower output. It provides a four-fold increase in transconductance which offer perfect tracking of input by output having no level shift problem as compared to common voltage buffers. Being less complex circuitry, it is most effetely used in field of low power architectures.
Simulation Results
The simulations were performed under normal condition (room temperature) on TSMC 0.18 micron technology using ELDO Spice Simulator. The bias current generator circuit generates bias I of 65nA at 10 S R K = Ω . The supply voltage is kept at 0.9 volt. Fig. 6 shows the transfer characteristics of proposed OTA with enhance linearity to about ± 1.9 volt with no offset voltage adjustment. Fig. 7 shows the ac response of OTA under no load condition. The achieved phase margin is 55.332 degree and UGB of 342.30 KHz. Its low UGB supports it for use in biomedical applications. When configured as follower integrator using 1 pf of load shown in Fig. 8 , it tracks the input perfectly with slight variation at low input voltage, that is, below 0.4 volt. The transfer characteristic of MOS acting as linear resistor is shown in Fig. 9 . The value of resistor is varied in accordance to tuning the OTA bias current gm I of OTA used in design. 
Conclusion
This paper explored the approach of low-voltage OTA design using the bulk-driven technique and enhancement of output impedance using high-swing improved-Wilson current mirror. The design of such low voltage, high performance OTA circuit on TSMC 0.18 micron technology satisfies the required parameters for its implementation not only in power-saving devices but also in biomedical portable devices. Further its application in design of tunable MOS resistor find application in variable gain amplifiers, oscillators, balanced resistive bridges and analog filters.
